Bit-Level Optimization of Adder-Trees for Multiple Constant Multiplication FIR Filter Implementation
نویسندگان
چکیده
Multiple constant multiplication (MCM) scheme is widely used for implementing transposed direct-form FIR filters. While the research focus of MCM has been on more effective common subexpression elimination, the optimization of addertrees, which sum up the computed sub-expressions for each coefficient, is largely omitted. In this paper, we have identified the resource minimization problem in the scheduling of addertree operations for the MCM block, and presented a mixed integer programming (MIP) based algorithm for more efficient MCM-based implementation of FIR filters. Experimental result shows that up to 15% reduction of area and 11.6% reduction of power (with an average of 8.46% and 5.96% respectively) can be achieved on the top of already optimized adder/subtractor network of the MCM block.
منابع مشابه
Fpga Implementation of Fir Filter in Signal Processing
Multiple constant multiplication scheme is the most effective common sub expression sharing technique which is used for implementing the transposed FIR filters. Ripple carry operation allows adder tree to minimize hardware cost, unfortunately it detriment timing and gives low speed operation. To outperform this high speed adder is proposed and analyzed for real time speech signal applications. ...
متن کاملFPGA Implementation of FIR Filter Design with Optimization of Adder Tree & Constant Multiplication
Finite Impulse Response filter is mostly used in the digital signaling processing (DSP) applications. In FIR most important parameters are complexity, cost, and power consumption. While the research focus of resolve the thus parameter to be reduced. To use the Multiple Constant Multiplication (MCM) for optimize the adder tree in the filter. In this paper we have identified the resource minimiza...
متن کاملMulti-objective Optimization Approach for VLSI Implementation of FIR Filter
This paper présents a new approach for multi-objective optimization of area-delay-power simultaneously for VLSI implementation of digital finite impulse response filter. It is based on use of concept of multiple constant multiplication approach with partial product sharing and coefficient reuse in multiplier module and /or digit serial architecture in adder module design along with fixed point ...
متن کاملLUT based FIR Filter Design & implementation on FPGA using Faithfully Rounded Truncated Multiple Constant Multiplication/Accumulation
Low-cost finite impulse response (FIR) esigns are presented using the concept of faithfully rounded truncated multipliers. We jointly consider the optimization of bit width and hardware resources without sacrificing the frequency response and output signal precision. Non-uniform coefficient quantization with proper filter order is proposed to minimize total area cost. Multiple constant multipli...
متن کاملMultiple Constant Multiplication for Digit-Serial Implementation of Low Power FIR Filters
Multiple constant multiplication (MCM) is an efficient way of implementing several constant multiplications with the same input data. The coefficients are expressed using shifts, adders, and subtracters. By utilizing redundancy between the coefficients the number of adders and subtracters is reduced resulting in a low complexity implementation. However, for digit-serial arithmetic a shift requi...
متن کامل